

Figure 1




Figure 2

Instruct Ion	4:	1	1	4	4 4 3 2	4	4	333 987	333 654	3 3 3 2	33222222222 109876543210	1111 9876	111115 52321098	7654	3210
Type 1	0	7		L		S	W	/Rd	Rn	Т	operand 2	branc	pass	fail add	dress
.,,,,,		1	or	C	od		П			Ì		h	address		
			- r	e								code			
Type 2	n	1	0		R	hi		-	RI	0		32-bit	t data		
		1		1		thi	_	In	nm_lc)		32-bi	t data		
Type 4	ă	+	1	ล่า		th	_	-	R			-	·		Rd
Type 5	តើ	1	1	1		ιh		In	nm_lc			-			Rd
Type 6	H	Ħ	눆	Ċ	_	~			quen			trigge	r time		
Type o		'	٦	٦	١,	1			dress			-			
Type 7	1	_	ᆛ	1	0	1	_	1 00	<u> </u>		burs	t info			
Type 7 Type 8		-	T	A	-	1		L		_	-		m	ask	

Instruction Type 1: ALU Operations Instruction Type 2: Write register

Instruction Type 3: Write register immediate

Instruction Type 4: Read register

Instruction Type 5: Read register immediate

Instruction Type 6: Trigger Instruction Type 7: BURST Instruction Type 8: WAIT

[A='0' \rightarrow until any of (R12 and mask) bits are set] [A='1' \rightarrow until all of (R12 and mask) bits are set]

Figure 3: Event Handler Instruction Set Summary

Instruction	4	4	4	í	444	3 3 6 8	3	3	3 3 3 3 5 4 3 2	3	3	2 9	2 8	2	2	2	2 4	3	2	2 1	2	1	18	1	1 6	5	1 4	1	2		c	٩	i, t	3	7	6	5	4	3	2	i	0
Type 2	O	1	0	ΙO	Rhi		-	-	Rio															_	_	t d			_		_	_		_	_		_		_			4
Type 3	ō	1	c	1	Rhi		I	mr	n_lo						_	_	_	_	_	_	_	_	. 3	32	-bi	t d	at	<u>a</u>	_	_	_	_	_	_	7		_	_	_	_	Del	\dashv
Type 4	o	1	1	to	Rhi	1-1-	-	-	Rlo	-	-	-	-	-	Ŀ	1-	-	-	-	ŀ	Ŀ	Ŀ	<u> -</u>	Ŀ	Ŀ	-	Ŀ	Ŀ	1	1	1	1	1	4		_	_	Ľ	Ľ	1	Rd	4
Type 5	ō	1	1	. 1	Rhi	Τ	I	mr	n_lo	E	E	E	-	-	Ŀ	[-	Ŀ	Ŀ	Ŀ	[-	ŀ	Ŀ	-	Ŀ	Ŀ	-	ŀ	Ŀ	1	1	Ŀ	1	-	-	-	_	-	Ŀ	Ŀ	L.	Rd	لـ

Figure 4: Register Access Instructions

l		_1				6001633	
"	l		- 1	•	ı	address	
Type 6	1	T	D	Q	0	Microsequencer	digger time
************	-	*		11,0			trigger time
100000000000000000000000000000000000000	7	ż١	Η.	4 7	÷	1 m ola 7 6 5 4 3 7	3 3 2 2 2 2 2 2 2 2 2 2 2 2 1 1 1 1 1 1
Instruction	4	41	246	9 9	7	441343131313131313	
Committee or war wind		22 B	2016	x a	1		

Figure 5: Data Scheduling Instructions

Instruction 4	4 4 4 5 4	3	4	4 4	33 3 3 3 3 3 3 3 3 2 2 2 2 2 2 2 2 2 1 1 1 1
Type 7 1	-	0	1	-	burst info

Figure 6: Burst Descriptor Instruction

33 32	31, 30, 29, 28, 27, 26, 25, 24, 23, 27, 21, 20, 19, 18, 17, 16, 15, 14, 13, 17, 11, 10, 19, 10, 27, 16, 15, 24, 23, 27, 15, 10, 10, 10, 10, 10, 10, 10, 10, 10, 10
PS	value to DDS/Fractional-N counter

Figure 7: Modulator Burst Info Field Format

-	55 52 51 30 30 20 20 27 25 25 23 23 22 21 20 9 10	17 16	
	User ID	PS	Expected Length

Figure 8: Demodulator Burst Info Field Format

Instruction 4 4 4 4 4 4 4 4 4 3 3 3 3 3 3 3 3 3 3									沙沙沙 医甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲甲
76151413 E1019181716514131210191817165141312101918171651413181716514131817165141318171651413181716514131817165	Į	Instruction	4	4	ı.	4	١ŀ	144 33 3333 333 333 333 2 2 2 2 2 2 2 2 2	
Type 8 11 - A 1 1 - mask			7	6	5	1	ű,	1 10 98 7 6 5 4 3 2 1 0 9 8 7 6 5 4 3 2 1 0 9 8 7 6	SHEINING SHIDERING
		Type 8	1	-	7	M:	ıТ	-	mask

Figure 9: Processor Wait Instruction

and the second s		Description and the transfer of the property o
opcode	name	
00000	JZ	Jump to Zero
00001	CIS	Conditional Jump to Subroutine
00010	JMAP	Jump Map
00011	CJP	Conditional Jump Pipeline
00100	PUSH	Push/Conditional Load Counter
00101	JSRP	Conditional Jump to Subroutine
00110	CJV	Conditional Jump Vector
00111	JRP	Conditional Jump
01000	RFCT	Repeat Loop Counter Not Equal to Zero
01001	RPCT	Repeat Pipeline Counter Not Equal to Zero
01010	CRTN	Conditional Return
01011	CJPP	Conditional Jump Pipeline and Pop
01100	LDCT	Load Counter and Continue
01101	LOOP	Test End of Loop
01110	CONT	Continue
01111	TWB	Three Way Branch
10000	FORK	Multiway Branch
others		réserved

Figure 10: Microsequencer Instruction Set

	7 16 15 14 13	12 11		4	3 2	1	0
OPCODE EMIT	CCSEL	СР	FFCMD	SB	OC	·	SR

Figure 11: Microsequencer memory format






Figure 12: Configuration of condition codes and fork

			1		Match	
0	0	0	0	0	0	0
0	0	0	0	1	0	
0	0	0	1	0	0	
0	0	0	1	1	0	
0	0	1	0	0	0	0
0	0	1	0	1	0	
0	0	1	1	0_	0	
0	0	1	1	1	0	
0	1	0	0	0	0	0
0	1	0	0	1	0	
0	1	0	1	0	0_	
0	1	0	1	1	0	
0	1	1	0	0	0_	0
0	1	1	0	1	0	
0	1	1	1	0	0	1
0	1	1	1	1	0	
1	0	0	0	0	0	c
1	0	0	0	1	0_	1
1	0	0	1	0	1	
1	0	0	1	1_1_	1	
1	0	1	0	0	0_] c
1	0	1	0	1	0	1
1	0	1	1	0_	1	_
1	0	1	1	1	11	
1	1	0	0	0	0_	С
1	1	0	0	1	0]
1	1	0	1	0	1	1
1	1	0	1	1	1	
1	1	1	0	0	0	С
1	1_	1	0	1	0	_[
1	1	1	1	0	1	_
1	1	1	1_1_	1	1	

Figure 13





m

there could have the sent with the sent with

Figure 15




Figure 16

m

9/11

Terminal Modulator Block Diagram




Fig 17




Fig 18




Figure 19




Figure 20




Figure 21

Terminal Demodulator Block Diagram




Fig 23